Abstract-In this paper, we present a detailed performance comparison between conventional n-i-n MOSFET transistors and tunneling field-effect transistors (TFETs) based on the p-i-n geometry, using semiconducting carbon nanotubes as the model channel material. Quantum-transport simulations are performed using the nonequilibrium Green's function formalism considering realistic phonon-scattering and band-to-band tunneling mechanisms. Simulations show that TFETs have a smaller quantum capacitance at most gate biases. Despite lower on-current, they can switch faster in a range of on/off-current ratios. Switching energy for TFETs is observed to be fundamentally smaller than that for MOSFETs, leading to lower dynamic power dissipation. Furthermore, the beneficial features of TFETs are retained with different bandgap materials. These reasons suggest that the p-i-n TFET is well suited for low-power applications.
I. INTRODUCTION

W
ITH THE continual miniaturization of the MOSFETs, power dissipation in integrated circuits has become a major roadblock to performance scaling [1] . For more than 30 years, numerous breakthroughs in device and material design have sustained an exponential increase in system performance [2] . The recent introduction of high-k gate oxides into semiconductor technology has also allowed much needed reduction in gate leakage and improved the scalability of future devices [3] . Nevertheless, the physical operational principles of conventional MOSFETs, based on the thermionic emission of carriers over a channel barrier, have imposed fundamental limits on voltage scaling and the reduction of energy dissipation [2] . The subthreshold swing (S) of a conventional MOSFET, which determines the ability to turn off the transistor with the gate-to-source voltage (V GS ), has a fundamental limit of 2.3 * (k B T /q), where k B , T , and q are the Boltzmann constant, temperature, and the electron charge, respectively (S = 60 mV/dec at room temperature) [4] . Therefore, the reManuscript received September 12, 2008 quirement of achieving a large ON-state current (I ON ), while maintaining a small OFF-state leakage (I OFF ), has hindered the scaling of the power-supply voltage (V DD ) in recent years [1] . Consequently, a device with S below the aforementioned conventional limit is desirable for continued voltage scaling, and thereby reducing power dissipation in circuits. Field-effect transistors (FETs) based on the band-to-band tunneling (BTBT) phenomenon are being actively investigated due to their potential for low standby leakage current [5] - [12] . It has been predicted through detailed device simulations that BTBT FETs could produce subthreshold swings below the thermal limit in conventional semiconductor materials such as silicon [13] - [19] , as well as in carbon-nanotube (CNT)-based transistors [20] - [24] . Indeed, this has been experimentally demonstrated in CNTs [25] , [26] and, more recently, with a silicon-based BTBT FET [27] . One of the most popular BTBT transistors investigated by many groups is based on the gated p-i-n geometry [hereafter called the tunneling FET (TFET)] [5] - [9] , [12] , [13] , [15] - [21] , [23] , [24] , [27] . This paper addresses the important task of a comprehensive comparison of device performance between TFET and conventional thermionic MOSFET operation. Here, we use CNTs as the model channel material due to many benefits of that system. CNTs allow 1-D carrier transport without depletion capacitance effects, and high-performance transistors that operate near the ballistic limit have already been demonstrated [28] - [30] . CNTs also have a direct energy bandgap and small carrier effective masses that are favorable for BTBT devices [31] . Furthermore, a detailed simulation framework has been developed for modeling carrier transport in CNT transistors [32] - [35] and benchmarked against experiments [29] , [35] , [36] . Therefore, many realistic aspects, such as the effect of phonon scattering on device performance, have been comprehensively explored in the case of CNT-based MOSFETs [22] , [33] , [36] as well as TFETs [37] . Previous work has also compared CNT transistor performance to that of silicon transistors [38] - [40] and to that based on silicon nanowires [41] . In this paper, we use similar device metrics to compare the performance between CNT-TFET and CNT-MOSFET operation using a uniform simulation framework for both the geometries.
The organization of the rest of this paper is as follows. For the sake of clarity of the ensuing discussion, Section II presents a brief description of the simulation procedure used in this paper. Section III discusses differences in device capacitance of TFETs and MOSFETs because of its important implications on device performance. Then, Section IV compares the OFF-state characteristics for the two geometries followed by ON-state performance comparison in Section V. Section VI discusses Fig. 1 . Modeled device geometry used in this paper with cylindrically symmetric wrap-around gate electrode (see text for device parameters). The high-k oxide is removed from source/drain regions in order to reduce the fringing fields that adversely affect the drive current for the p-i-n TFET.
the dependence of device behavior on semiconductor bandgap. Finally, Section VII presents the conclusions.
II. METHOD
The model device structure used in this paper, shown in Fig. 1 , has a cylindrical wrap-around gate and doped source/ drain regions. We use the following device parameters, and T = 300 K unless specified otherwise. A (13,0) zigzag CNT with diameter, d CNT = 1 nm, intrinsic channel length, L ch = 15 nm, doped source/drain regions with L S,D = 20 nm, and high-k HfO 2 oxide (k = 16) with t OX = 2 nm have been used. The source/drain linear doping concentration is 0.8/nm which can be compared with the carbon atom density for a (13,0) CNT of 122/nm. When comparing the two device geometries (p-i-n TFET versus n-i-n MOSFET), the source region is doped either p-or n-type accordingly, keeping all other parameters identical. It has been observed that having high-k gate oxide over the doped source region enhances the sourcechannel fringing fields that increases band-bending distance at that junction. This leads to a wider barrier for BTBT in the case of TFETs, resulting in smaller tunneling currents in them. Therefore, in this paper, we have removed high-k oxide from the source/drain regions as shown in Fig. 1 (in realistic device fabrication, these regions could be filled with a low-k spacer dielectric). Similar device structures with local high-k channel gating have already been experimentally demonstrated in the case of CNT-MOSFETs [25] , [30] , [42] , [43] .
We have performed dissipative quantum-transport calculations using the nonequilibrium Green's function formalism [44] . A self-consistent electrostatics solution is obtained by solving the 2-D Poisson's equation (inr-andẑ-directions) using the finite-difference scheme [33] . A detailed description of the simulation procedure is given in [33] . We summarize the main equations here for the sake of clarity. The device Green's function G at an energy E in the presence of electron-phonon (e-ph) scattering is given by [44] 
, where I is the identity matrix and H pz is the device Hamiltonian matrix in the nearest neighbor p z tightbinding basis [31] , [33] . Here, the mode-space treatment for carrier transport is used [33] , [45] , where we consider the lowest conduction band and the highest valence band with twofold spin and twofold valley degeneracies [31] . The selfenergy functions, Σ S,D and Σ scat , arise due to coupling to the semi-infinite source/drain contacts and due to e-ph interaction, respectively. The energy dependence and the matrix representation of these functions are implicit [33] . Level broadening due to contact coupling is then given by [44] 
† is the conjugate transpose of the self-energy matrix. Under ballistic conditions, the spectral function can be separated into its source and drain contributions, respectively [44] 
where the diagonal elements of A S,D are related to the local density of states (LDOS) evolving from the corresponding contact (LDOS S and LDOS D ) [44] .
The in/out-scattering functions that account for coupling to the source/drain reservoirs are given by
where f S,D are the contact Fermi distributions. The in/outscattering functions for e-ph interaction of an optical-phonon (OP) mode with energy ω are given by [44] 
where D 0 is the e-ph coupling parameter calculated according to [46] , and the electron/hole correlation functions G n,p defined as follows. The phonon emission-mediated processes are described by the first term in the right-hand side of (3) and (4); the second term corresponds to that of phonon absorption. In treating e-ph scattering, we are assuming the scattering functions to be diagonal due to the local interaction approximation [33] . OP scattering by 190-meV longitudinal optical mode, 180-meV zone-boundary mode, and radial-breathing mode as well as acoustic-phonon scattering by the longitudinal acoustic mode have been considered [33] . The phonon population in (3) and (4) is assumed to be in equilibrium with the external thermal bath, with the number of phonons per mode n ω given by the Bose-Einstein distribution,
−1 . The electron and hole correlation functions under dissipative transport are given by [44] 
From (1), (2), and (5), it is seen that, under ballistic conditions (i.e., Σ in,out scat = 0), the electron/hole distribution throughout the device is determined by the occupation of the respective LDOS (LDOS S and LDOS D ) by the corresponding reservoir Fermi functions f S,D . Finally, the current through the device is calculated from [33, eq. (17)].
III. COMPARISON OF DEVICE CAPACITANCE AT THE QUANTUM-CAPACITANCE LIMIT
The continual increase in gate-oxide capacitances (as the device sizes scale down), along with increased use of quantumconfined nanostructures in exploratory research, have made the quantum-capacitance limit of device operation increasingly relevant, i.e., C OX C Q condition, where C OX and C Q are the gate-oxide and quantum capacitances, respectively [47] , [48] . Moreover, C Q is related to the average DOS near the Fermi level, C Q ∼ DOS(E F ) [44] . As discussed below, the DOS of TFET structures can become sufficiently small; thus, the aforementioned condition can be easily achieved. In this case, the channel capacitance (C g ) is dominated by C Q itself; Fig. 2 shows a comparison of the bias dependence of total gate capacitance (C tot ) for the two geometries under dissipative transport (similar behavior is also obtained under ballistic transport). Here, C tot = dQ tot /dV GS , where Q tot is the total charge induced throughout the transistor, so any contributions from parasitic capacitances are also captured. It is observed that the unbiased (i.e., V DS = 0 V) C tot − V GS curves for the two are very similar and carry the characteristic signature of the CNT DOS [31] . This relationship has also been experimentally verified in the case of CNT-MOSFETs [49] . At larger V DS , however, interesting differences arise. First of all, in the case of the MOSFET, the initial peak splits into two. On the other hand, C tot -V GS curve for the TFET remains notably lower up to larger gate biases. This means that the charge induced in the channel for the TFET is considerably smaller as compared to that for the MOSFET.
These differences can be understood from the analysis of the local carrier spectrum at various biases (Fig. 3) . Since carrier density, in fact, originates from filling of the channel states by the source and drain reservoirs, it is instructive to analyze the influence of the two contacts on TFET operation separately. This is achieved by looking at the contact-resolved LDOS (LDOS S and LDOS D ) shown in Fig. 4 [from (1)]. We stress that source-and drain-originating DOS can be strictly separated only in the ballistic approximation. However, the qualitative conclusions hold even when phonon scattering modifies carrier distribution, as detailed in [33] and [37] . Note that the carrier density is determined by filling the LDOS S and LDOS D only up to the corresponding Fermi energies, E FS and E FD , respectively.
For the case of MOSFETs, in Fig. 3(a) , we observe that the states in the channel are well occupied below the source Fermi energy (E FS ) when it is higher than the band edge in the channel. The occupied states are filled by the source and, thus, are forward-going, i.e., with positive momentum (+k). The reason for the two peaks in the dashed C−V curve of Fig. 2(a) is that the negative-going (−k) half of channel DOS is filled by the drain only when its Fermi energy (E FD ) is above the band edge, i.e., at larger values of V GS [see Fig.3(a) ] [48] .
On the other hand, in the case of the TFET, in Fig. 3(b) , even though the conduction band in the channel is well below the source E FS , the channel states are relatively empty. This is due to the presence of the tunneling barrier that hinders carrier injection into the channel from the source reservoir [24] , [48] . In Fig. 4(a) , one observes that there is only a small amount of source-evolving states inside the channel which are filled by that reservoir. Therefore, they have only a small contribution to C Q . On the other hand, there is a large number of drainevolving states inside the channel; both −k states as well as +k states that originate from the reflection of the former against the tunneling barrier [ Fig. 4(b) ]. These states are, however, not filled by the drain Fermi reservoir at large V DS and moderate V GS , since the conduction band edge (E C ) in the channel is well above the drain Fermi energy E FD [see Fig. 4(b) ]. They get filled only at larger gate biases and, subsequently, increase C Q , as observed by the dashed curve of Fig. 2(b) . On the other hand, at small drain biases, these states are easily filled by that reservoir, since the Fermi level position is higher in energy (E FD ≈ 0) and dominate C Q [solid curve of Fig. 2(b) ]. Note that TFET would have very small C Q under larger drain biases and would easily get into the quantum-capacitance limit of operation [24] . Furthermore, the characteristic differences in drain-bias dependence of C Q for the MOSFET and the TFET should be readily distinguishable from an experiment similar to [49] .
IV. COMPARISON OF THE OFF-STATE CHARACTERISTICS
A. Ballistic Operation
One of the main attractions for BTBT transistors is their potential to reduce OFF-state leakage and, in turn, standby power dissipation (P standby ) in circuits. This is achieved through subthreshold operation with S below the conventional limit in these devices. Fig. 5 shows a comparison of the temperature dependence of the transfer characteristics (I DS -V GS ) for the two geometries. The ballistic results (solid curves) are discussed first. In Fig. 5(a) , it is observed that we obtain ideal subthreshold operation with S = 60 mV/dec (at T = 300 K) due to the superior electrostatic control by the wrap-around gate. At higher temperatures, however, S degrades proportionately (S = 80 mV/dec at T = 400 K). This can be easily understood by noting the thermionic-emission mechanism in the OFF-state of a conventional MOSFET where the highenergy tail of the Fermi distribution grows with temperature as ∼ exp(−E/k B T ), leading to the degradation of S [see Fig. 3(a) ]. Furthermore, in integrated circuits, this results in higher OFF-state leakage currents and P standby . This could lead to a positive-feedback mechanism between the two, known as thermal runaway, that could ultimately destroy the circuit [50] .
On the other hand, the ballistic results for the TFET [ Fig. 5(b) ] clearly shows S < 60 mV/dec operation at room temperature. This is understood by noting that the high-energy tail of the Fermi distribution for electrons of the p-type source lies inside the bandgap region [see Fig. 3(b) ]. Therefore, when the conduction band in the channel is pulled above the valence band of the source, an abrupt reduction in device current is expected, which leads to S values much smaller than the conventional limit [24] . Fig. 5(b) shows an interesting observation that the OFF-state current under ballistic transport does not significantly degrade at elevated temperatures. This is due to the elimination of high-energy thermal injection from within the forbidden bandgap in the source region. There is a slight increase in subthreshold current at higher temperatures related to the broadening of the Fermi distribution near E FS [see Fig. 3(b) ]. The possibility of achieving off-stage leakage currents that do not degrade at higher temperatures is an attractive feature of TFETs that could potentially alleviate the thermal-runaway problem mentioned earlier.
The relative benefits of the TFET over the MOSFET geometry in the OFF-state can be better compared through the I OFF versus I ON (at a constant V DD ) results shown in Fig. 6(a) for ballistic operation. Here, the I OFF −I ON curves are generated by scanning the I DS -V GS results in Fig. 5 with a constant V DDbias window as explained in [38] . In Fig. 6(a) , the increase in I OFF at smaller I ON values (I ON ≤ 0.6 μA/tube) observed for the TFET is due to ambipolar conduction shown in Fig. 5(b) . Fig. 6(a) clearly shows the suppression of I OFF degradation at higher temperatures under ballistic transport in the case of TFETs as compared to MOSFETs. Furthermore, the shaded region of Fig. 6(a) corresponds to the range of device-biasing conditions where the TFET outperforms the MOSFET. Within this region, it is observed that the former has a smaller I OFF (thus smaller P standby ) at a given I ON (looking vertically). Conversely, the TFET can deliver a larger I ON at a given I OFF (looking horizontally). It is noted that, in this region, the TFET can only deliver a few microamperes of drive current per CNT. Therefore, TFETs might be better suited for low-power applications with moderate drive-current requirements.
B. Influence of Phonon Scattering
The influence of phonon scattering on the transfer characteristics is shown by the dashed curves shown in Fig. 5 (see [22] , [36] , and [37] for detailed information on each geometry). In Fig. 5(a) , it is observed that phonon scattering has only a small effect on the subthreshold properties of the MOSFET which are dominated by the thermionic-emission component of current conduction. Nevertheless, the influence of phonon scattering (dashed curves) is crucial in the onset of ambipolar conduction brought about by phonon-assisted inelastic tunneling. This current due to BTBT in CNT-MOSFETs is most pronounced at more negative gate voltages [22] , [36] .
In the case of the TFET in Fig. 5(b) , it is observed that S degrades in the presence of phonon scattering even though S < 60 mV/dec is still attained. This deterioration is due to phonon-absorption-assisted transport playing an important role under OFF-state-biasing conditions [37] . More importantly, the subthreshold current becomes temperature-dependent due to larger phonon occupation at higher temperatures that increases phonon-absorption-assisted transport [second term of (3) and (4)].
Examining Fig. 6(b) , we observe that there still exists a possible biasing region (shaded) where the TFET outperforms the MOSFET. Even though a significant increase in I OFF at higher temperatures is clearly observed for the TFET, OFF-state leakage that is about an order of magnitude smaller as compared to the MOSFET can still be attained at both room and elevated temperatures. In comparing Fig. 6(a) and (b) , it is clear that the ballistic approximation exaggerates the advantages of TFET, but qualitative conclusions remain the same. In summary, TFETs can indeed deliver better subthreshold characteristics as compared to MOSFETs under realistic transport conditions, but at a given V DD , TFET's advantages persist only up to moderate drive currents.
V. COMPARISON OF THE ON-STATE PERFORMANCE
A. On-Current
One of the main concerns for BTBT-based transistors has been their ability to deliver adequate drive currents. The oncurrent has been improved by using p-i-n TFETs with only one tunneling barrier for carrier injection as opposed to BTBT in the MOSFET geometry [11] , [25] , [26] , where there are two barriers. Moreover, even though there have been many optimization strategies proposed for TFETs in order to further improve I ON [13] , [16] - [19] , [21] , [23] , [24] , it still remains a challenge. Fig. 7 shows a comparison of I DS -V GS in linear scale for the two devices shown in Fig. 1 . It is observed that the drive current for the TFET is about 3× smaller than that for the MOSFET. If the high-k oxide covers the CNT throughout, including the source region, I ON further degrades by about 18× as compared to the MOSFET (not shown). In Fig. 7 , however, it is observed that phonon scattering has only a minor effect on TFET ON-state current (reduces by ∼10%) as compared to the MOSFET (reduces by ∼16%). This is because, in the case of the former, the backscattered carriers in the channel region have a larger probability of being reflected back by the source-channel tunneling barrier, ultimately escaping into the drain. Thus, dc transport is not significantly affected by phonon scattering. Therefore, from Fig. 7 , it can be noted that the tunneling-barrier properties of a TFET have a more dominant effect on the drive current, and the channel mobility itself has only a comparatively minor influence [13] , [15] , [24] , [37] .
B. Intrinsic-Device-Delay Metric
Intrinsic device delay (τ ) is an important performance metric that corresponds to intrinsic limitations on switching speed and ac operation of a transistor [4] . In this paper, the switching speed is calculated as τ = (Q ON − Q OFF )/I ON , instead of the traditional equation, τ = C g V DD /I ON [4] , due to the strong bias dependence of gate capacitance C g (see Section III). Here, Q ON,OFF is the total charge induced in the transistor in the ON-and OFF-states, respectively (calculated similar to I ON,OFF with a constant V DD -bias window [38] ). Thus, τ accounts for any additional charging induced by fringe-capacitance effects. Fig. 8 shows τ versus I ON /I OFF comparison for the TFET and the MOSFET. Surprisingly, in the case of (13,0) CNT studied here, we observe that τ for the former is comparable to that of the latter even though the MOSFET has a much larger drive current (Fig. 7) . At larger I ON /I OFF ratios (> 10 4 ), the TFET is even faster. The main reason for this behavior is that the amount of charge involved in the on-off transition of a TFET is considerably smaller as compared to that for the MOSFET (see Section III). Device delay for TFETs, however, increases In the case of (13,0) CNT used here, TFET shows similar delay as compared to the MOSFET even though the former has a smaller drive current (Fig. 7) . In addition, TFET even becomes faster at larger I ON /I OFF operating regime. significantly (not shown) when high-k oxide covers the full length of the CNT, including the source region, due to the reduction in I ON .
In Fig. 8 , it is also observed that phonon scattering increases τ for both devices. Even though the drive current for the TFET does not deteriorate substantially in the presence of phonon scattering (Fig. 7) , the degradation of τ is comparatively larger. This is due to the occupation of negative-going states (−k) in the channel in the presence of backscattering and the occupation of low-energy states with smaller band velocities, which increase the average transit time for carriers. A similar effect has also been reported in Schottky-barrier CNT-FETs [51] . Finally, even though the intrinsic delay in Fig. 8 is comparable for the two geometries, the TFET could become significantly slower in the presence of a load capacitance (such as a long interconnect). In such cases, the actual drive current of the device becomes important, and the MOSFET would have a considerable advantage (Fig. 7) .
C. PDP and P dynamic
Power-delay product (PDP) is the switching energy required for on-off transition of a transistor. It is a measure of the dynamic power dissipation (P dynamic ), P dynamic = α(PDP)f , where f is the operating frequency and α is the activity factor [4] . In this paper, we calculate PDP by PDP = (Q ON − Q OFF )V DD , which corresponds to charging of the MOS capacitor under the voltage bias V DD . Fig. 9 shows a comparison of the PDP versus I ON /I OFF for the two geometries. In the figure, it is observed that the TFET has a smaller switching energy as compared to the MOSFET. Furthermore, the relative shapes of the two curves appear to be fundamentally different; the MOSFET curve is concave downward while that for the TFET is concave upward, thus resulting in a smaller PDP under practical biasing conditions. These apparent fundamental differences for the two can be attributed to their total gate capacitances C tot (see dashed lines of Fig. 2 ). There, we observe that the C tot −V GS curves for the two geometries at large V DS have very different shapes. [4] , where the capacitance C ave is an average value determined from the C tot −V GS curve for the appropriate gate-bias range, from zero to V DD (= 0.3 V in this case). In Fig. 9 , going from smaller to larger I ON /I OFF ratios (i.e., left to right) corresponds to moving from the ON-state to the OFF-state in the C tot −V GS curves of Fig. 2 (i. e., right to left). Therefore, C ave will also change accordingly. It is easily seen that the integral under the dashed curve for TFET [ Fig. 2(b) ] is always smaller than that for the MOSFET [ Fig. 2(a) ].
Thus, it is apparent that the observed differences in the shapes of the PDP curves (Fig. 9) for the two geometries are related to their device capacitances at large V DS (Fig. 2) . Furthermore, because of the use of ultrathin high-k gate oxides, the devices operate in the quantum-capacitance limit. Therefore, it is evident that the important differences observed for the switching energy of the two devices are in fact related to their quantum capacitances, and the TFET has a fundamental advantage over the MOSFET in this limit.
VI. BANDGAP DEPENDENCE OF DEVICE PERFORMANCE
Finally, we examine the dependence of device behavior and performance metrics on semiconductor bandgap. The ensuing discussion could also have important implications on TFET devices based on nanowire and ultrathin body semiconductors where electron bandgap is increased by quantum-confinement effects. Such structures are in fact promising candidates for TFET devices because of their superior gate control and suppression of short-channel effects. We employ (10,0), (13, 0) , and (16,0) CNTs with electronic bandgaps of 1.053, 0.817, and 0.667 eV, respectively. Fig. 10(a) shows a comparison of the transfer characteristics for these devices under dissipative transport. The gate metal workfunctions have been adjusted such that all devices have a similar injection barrier height between the source Fermi level (E FS ) and top of the channel conduction-band edge at V GS = 0 V. All other device parameters are kept constant as described in Section II. In Fig. 10(a) , it is shown that the In Fig. 10(b) , both (10,0) and (13,0) CNTs have devicebiasing conditions where the TFET outperforms the MOSFET (similar to the shaded regions of Fig. 6 ). An interesting exception is the (16,0) TFET that fails to possess such an advantage even though it has a larger drive current. The reason is because of the higher OFF-state leakage of that device. In fact, Fig. 10(a) shows a significant increase in ambipolar leakage for small bandgap materials for both TFETs and MOSFETs (see [22] , [36] , and [37] for more information). This could limit the useful device-biasing range (V DD ) for smaller bandgap materials unless methods to suppress OFF-state leakage are introduced. In the case of TFETs, some possible solutions could be the use of lightly doped drain extensions [15] , [21] , [23] and/or heterojunction device geometries that have a small bandgap material only near the source tunneling region while a larger bandgap material is used in channel and drain regions in order to suppress OFF-state leakage [13] , [16] , [19] . Such schemes will allow the benefits of higher tunneling efficiencies of small bandgap materials while suppressing their OFF-state degradation. Fig. 11 shows a comparison of the dependence of deviceperformance metrics on bandgap under dissipative transport. Note that τ and PDP curves in Fig. 11 for smaller bandgap CNTs show a "turn-around" behavior at larger I ON /I OFF ratios because of the onset of ambipolar transport mechanism [see Fig. 10(a) ]. In the case of MOSFETs, it is seen that both τ and PDP have only minor dependence on bandgap. Device delay for the (16, 0) MOSFET is slightly lower due to the smaller channel transit time for carriers. This is because of the higher band velocity and smaller effective mass in (16, 0) CNTs. In the case of TFETs in Fig. 11(a) , we observe a considerable deterioration of τ for large bandgap CNTs. This is mainly attributed to decrease in tunneling current that adversely affects the switching speed of those devices. Conversely, it can be related to the lower injection rate at the tunneling junction (i.e., longer "barrier transit time") for large bandgap materials. On the other hand, in Fig. 11(b) , there is relatively smaller dependence of PDP on bandgap for TFETs. More importantly, the PDP curves for MOSFETs and TFETs retain the fundamental differences discussed earlier, and the latter maintains its advantage in switching energy and, thus, P dynamic .
VII. CONCLUSION
This paper presented a comprehensive comparison of device performance between the conventional n-i-n MOSFET and the p-i-n TFET geometries using CNTs as the model channel material. It is seen that, at a given power-supply voltage, TFET can deliver smaller off-currents along with moderate on-currents. One major qualitative difference between them is that TFETs have a smaller quantum capacitance over the whole range of gate biases for finite drain biases. Device current of TFETs is mainly limited by the tunneling-barrier properties. TFETs can, however, exhibit faster switching at larger I ON /I OFF ratios due to the fact that smaller amount of charge needs to be provided to the channel. In the quantum-capacitance limit of device operation, the switching energy of TFETs is observed to be fundamentally smaller as compared to that of MOSFETs. Smaller bandgap semiconductors show improved ON-state performance for TFETs, and their operational biasing range could be further improved by suppressing ambipolar leakage. Therefore, the p-i-n TFET geometry is expected to be a promising candidate for future low-power applications.
